

A Direct-Conversion W-CDMA Front-End SiGe Receiver Chip

D.Y.C. Lie, J. Kennedy, D. Livezey, B. Yang, T. Robinson, N. Sornin*, T. Beukema, L.E. Larson[#],
A. Senior, C. Saint, J. Blonski, N. Swanberg, P. Pawlowski, D. Gonya, X. Yuan, and H. Zamat

IBM Encinitas RFIC Design Center, Communications Research and Development Center (CRDC),
IBM Microelectronics, 527 Encinitas Blvd, Encinitas, CA 92024, U.S.A.

N. Sornin* is with the IBM LaGaude design center, LaGaude, France

L.E. Larson[#] is currently with the University of California of San Diego (UCSD), La Jolla, CA 92093

Abstract — A W-CDMA direct-conversion front-end receiver chip consisting of a low-noise amplifier (LNA), a dual-gain RF variable-gain amplifier (RF-VGA), two direct-down-conversion mixers, a I/Q quadrature generator, and a base-band five-gain-stage VGA is designed and manufactured in a 0.25 μ m IBM SiGe BiCMOS production process. A very low DC offset value (<300 μ V) is measured at the output of the mixers as the LO signal is fed into the chip at twice the RF frequency. An extremely low local oscillator (LO) leakage of -105 dBm is measured at the LNA input, partly due to the excellent LO-to-RF isolation provided by the RF-VGA and the direct-conversion mixers. The measured cascaded noise figure for the chip (including the SAW filter) is 4.3 dB at the maximum gain mode, and the IIP2 and IIP3 are +37 and -16.5 dBm, respectively. The I/Q channels exhibit a small mismatch in magnitude (<0.1 dB) and in phase (1 $^\circ$ -1.5 $^\circ$). The chip draws 24.9 mA from a 2.85V supply. The overall chip performance meets all the essential parameters of W-CDMA receiver front-end specs.

I. INTRODUCTION

The third-generation Universal Mobile Telecommunication System (UMTS) is currently being standardized by the third-generation partnership project (3GPP) forum [1]. Using the Wide-Band Code Division Multiple Access (W-CDMA) technology for the radio interface in Japan and Europe, data rates of up to 2 Mbits/s can be delivered for in-door stationary users and up to 384 kbit/s for wide-area mobile users [2]. Recent revisions to the standardization document on the W-CDMA proposal made it possible to predict the required radio-frequency (RF) front-end performance [3]. Since in the UMTS system the signal bandwidth is adjustable, the direct-conversion (i.e., homodyne) receiver architecture is particularly suitable for UMTS implementation where the bandwidth of the receiver is determined by the cut-off frequency of the low-pass filters in the baseband. The direct-conversion receiver architecture is also preferred for cell phone applications since it can provide very high integration, lower current consumption, and lower costs by reducing the off-chip components [4]. However, it is well-known that the direct-conversion receiver suffers from DC

offsets generated from LO leakage, self-mixing, finite intercept-point of second-order (IIP2), etc. [4,5]. There have been several recent reports that demonstrated the feasibility of W-CDMA direct-conversion receivers [6-9]. Since the RF signal for W-CDMA receivers consists of several code channels of high crest factors that has strong variations in the signal envelope, it can then be demodulated by the even-order non-linearity and creates IM2 distortion [3]. Besides the issue of DC offsets, it is challenging to meet the overall receiver sensitivity, selectivity, and dynamic range as the overall Noise Figure needs to be ≤ 9 dB (including the 3.5-4dB loss from the switch and the diplexer), and the IIP3 needs to be high enough to pass the intermodulation/blocker tests while consuming the lowest DC power possible. The strong signal leakage from the transmitter through the diplexer can also interact with the LO signals leaked from the mixers to generate DC offsets.

When designing the W-CDMA direct-conversion receiver, it is therefore of paramount importance to minimize the DC offsets induced by the LO signal and/or the RF signals/blockers/interferers. This can only be possible by achieving exceptional low LO leakage and a very high IIP2 value for the receiver front-end. In this paper, we report a W-CDMA direct-conversion front-end IC that has a measured LO leakage of -105dBm and with less than 300 μ V LO-induced DC offset at the mixers output. To the best of our knowledge, the reported LO leakage and the DC offset values are the best in the literature for W-CDMA direct-conversion receiver chip. The chip is fabricated in the 50/65 GHz f_i/f_{max} SiGe 0.25 μ m BiCMOS production process of IBM Microelectronics. This process includes 6 levels of metal with a 4 μ m top metal layer, offering high-Q passives such as scalable inductors and MIM capacitors.

II. DESCRIPTION ON W-CDMA DIRECT CONVERSION IC

The direct-conversion receiver front-end IC contains a LNA, a dual-gain RF-VGA, two direct-down-conversion

mixers, and a base-band five-gain-stage VGA. The IC also includes a quadrature generator which provides the LO inputs to the I/Q channels of the mixers from an off-chip source at twice the RF frequency. Figure 1 shows a functional block diagram of the IC. The only off-chip elements required for the front-end receiver IC are a single-ended-to-differential surface-acoustic-wave (SAW) filter, an off-chip load inductor and a bias-setting resistor for the LNA. Control circuitry provides the ability to set the chip to various gain settings and power ON/OFF modes. Note that since the strong LO signal can leak to the RF port of the mixer by capacitive, substrate and/or bond wire coupling, we decided to feed the LO signal into the front-end IC at twice the RF frequency, removing the bond-wire coupling path to lower the LO leakage.




Fig. 1. Block diagram of the W-CDMA direct-conversion front-end receiver chip.

Fig. 2 shows a schematic of the LNA, which uses a common-emitter configuration with inductor degeneration to achieve good linearity. No input matching element is required for this design. For the current version of the chip, the load inductor is placed off-chip and the bias is also set by an off-chip precision resistor.

The RF signal is amplified by the LNA and goes off-chip through the SAW filter that has a differential output. The primary functions of this RF-VGA block are: (1) the high-gain (HG) mode to amplify the weak in-band RF signals to increase the receiver sensitivity; (2) the low-gain (LG) mode to attenuate the impacts of large RF signals (including blockers and TX leakage) to mitigate the mixer IIP3 and IIP2 design requirement; (3) to increase the reverse-isolation for improving the LO leakage; (4) to perform impedance transformation required for the SAW filter output to the mixers input. One salient feature of this RF-VGA implementation is in its low power consumption with high linearity, especially for the LG mode. It also incorporates all matching elements on-chip. Fig. 3 shows the block diagram of the RF-VGA and its connections to the mixers. Note the RF outputs are AC coupled to the I/Q

mixers so that the low frequency distortion generated by the 2nd order non-linearities in the LNA is blocked to prevent leakage through the mixers to the BB-VGA.




Fig. 2. Schematic of the low noise amplifier (LNA)




Fig. 3. Block diagram showing how the dual-gain RF-VGA is implemented (low-gain mode selected).

The I/Q direct-conversion mixers are double-balanced Gilbert-type mixer topology as shown in Fig. 4. This topology is well-understood as it provides high LO-to-RF isolation, excellent IIP2, and low DC offsets [3]. Since the $1/f$ noise spectrum of the mixers falls in the same band as the down-converted signals, only SiGe HBTs were used in the mixers design to minimize the $1/f$ noise. A low-pass filter is also placed at the output of the mixers (not drawn) before the BB-VGA to reduce the linearity requirements imposed on baseband amplifiers by the blockers and adjacent channel interference (ACI) [6].

The I/Q quadrature generation is done by a master-slave toggle flip-flop. Fig. 4 shows the block diagram of the quadrature generator. The BB-VGA consists of five gain stages that offers voltage gain in 4dB step (i.e., 0,4,8,12, and 16 dB). Its main purpose is to boost the down-converted signals to mitigate noise problems in transferring signals from the receiver front-end IC to an analog-base-band (ABB) chip. All circuits are simulated

for power supply, temperature, and process variations with parasitic extraction tools. Every single I/O pin of the IC is protected by ESD diodes, including the RF input pins.




Fig. 4 Schematic of the down-conversion double-balanced mixer.




Fig. 5 A block diagram showing the I-Q quadrature generator.

III. MEASUREMENT RESULTS

Fig. 6 shows the measured LNA performance. The simulated S-parameters and Noise Figure using Cadence SpectreRF are in close agreement with the measured data, suggesting the accuracy in the modeling of active devices, the inductors, and the parasitics. Table (I) lists the measured circuit performance for each block, which are again rather close to the simulated values. For example, the gain step and the P1dB points of the RF-VGA are both within 1dB from the simulated data. The LNA has high linearity and low Noise Figure (NF=1.6dB), and the mixer has excellent LO-to-RF isolation of 69.5 dB. The I/Q mismatches are low in both magnitude and in phase.

Fig. 7 plots the measured LO leakage at the input of the LNA vs. the LO power. A LO signal power of -13 dBm at 4280 MHz was applied to the board and the signal power at the LNA input at 2140 MHz was measured. One can see that the LO leakage is not sensitive to the LO signal power and it is below -103 dBm. This excellent LO leakage is achieved partly because the LO signal is fed to the chip at 2xRF frequency so the leakage path at the RF frequency through the bond wires is eliminated. However, we also believe that the architecture selection of placing a dual-

gain RF-VGA in front of the mixers is the key reason in obtaining this extremely low LO leakage, as the dual-gain RF-VGA provides >30 dB reverse isolation. Since the measured LO-to-RF isolation from the mixer is close to 70 dB and the LNA provides an additional 20 dB reverse isolation, the LO leakage at the input of the LNA can be as low as -120 dBm. However, the substrate coupling is likely to have limited this isolation to -105 dBm.




Fig. 6. Measured S-parameter performance for the LNA.




Fig. 7. Measured LO leakage of the front-end receiver IC.

Fig. 8 shows a picture of the RF evaluation board that features the front-end receiver IC in a QFN32 package. The chip is bonded on a high-frequency Teflon printed circuit board that is compatible with the standard FR4. Table (II) shows the key measured performance table for the W-CDMA front-end receiver chip. Several samples have been measured and by two different sites to ensure proper data reliability. The IIP3 was measured at LO=4.28GHz with two tones at offset frequencies of 10 and 19 MHz (each of -50 dBm). Extremely low LO-induced DC offsets are found at the mixers output (<300 μ V) and at the BB-VGA output (<2mV). The overall chip performance meets all the essential parameters of W-CDMA receiver front-end specs [3].

Table (I) Measured performance table for each circuit block

Blocks Performance	Measured	unit
LNA Gain	14.5	dB
LNA NF	1.6	dB
LNA IIP3	5	dBm
LNA I _{dc}	8.7	mA
LNA Isolation	20	dB
LNA Input Match (S11)	<-11	dB
LNA Output Match (S22)	<-14	dB
RF-VGA Gain Step	21+/-1	dB
RF-VGA HG P1dB	-11.5	dBm
RF-VGA HG I _{dc}	2.6	mA
RF-VGA LG P1dB	> +3.5	dBm
RF-VGA LG I _{dc}	2.4	mA
Mixer P1dB	>-11.4	dBm
Mixer IIP3	>4	dBm
Mixer LO-to-RF isolation	69.5	dB
Mixer Voltage Gain	>0	dB
Mixer IIP2	>38	dBm
Mixer I _{dc}	3.3	mA
I/Q Channel Phase Error	1-1.5	degree
I/Q Channel Magnitude Error	0.09	dB
Quad Generator I _{dc}	3.8	mA
BB-VGA Gain Step (5 steps)	4+/-0.15	dB
BB-VGA I _{dc}	3.2	mA

Table (II) Measured key performance table for the entire RF chip

Cascaded IC Performance (with SAW)	Measured	unit
Cascaded max. Voltage Gain	45.7	dB
Cascaded min. Voltage Gain	8.7	dB
LO Leakage (in front of LNA)	-105 +/-2	dBm
Cascaded IIP2 (max. gain; in-band signals)	36.6	dBm
Cascaded IIP3 (max. gain; in-band signals)	-16.5	dBm
P1dB (max. gain but no BBVGA, in-band)	-26.3	dBm
Cascaded DSB Noise Figure (max. gain)	4.3	dB
LO Induced DC Offset @Mixer output	<0.3	mV
LO Induced DC Offset @BBVGA output	<1.9	mV
Total I _{dc} (entire chip)	24.9	mA
I _{dc} RF blocks only (LNA+RF-VGA+Mixers)	17.9	mA
Power Supply Voltage	2.85	V
S11	<-11	dB
Total Gain Control Range	37	dB
Chip Area	2.25x2.6	mm ²

IV. CONCLUSION

A W-CDMA direct-conversion front-end receiver chip implemented in a 0.25 μ m SiGe BiCMOS production process is reported. An extremely low LO leakage of -105 dBm is measured at the LNA input. A very low DC offset value (<300 μ V) is induced by the LO signal at the output of the mixers. The 37dB gain control range provides increased linearity for high input signal levels. The measured cascaded Noise Figure for the chip (including the SAW filter) is 4.3 dB at the maximum gain mode. The overall chip performance meets all the essential parameters of W-CDMA receiver front-end specs under nominal operating condition.




Fig. 8 A picture of the evaluation board with the packaged receiver chip.

ACKNOWLEDGMENT

The authors wish to acknowledge the excellent supports of J. Negrey, D. Schellack, R. Pavloff, J. Peter, D. Frank, J. Mecke, J. Wang, C. Kuo, P. Gudem and J. Comfort at IBM. We also thank Dr. K. Itoh and Mr. H. Joba of Mitsubishi Electric Corporation for discussions.

REFERENCES

- [1] Third Generation Partnership Project (3GPP), "UE Radio Transmission and Reception (FDD)," Technical Specification 25.101, Vol. 3.000, Oct., 1999. Also see <http://www.3GPP.org>
- [2] E. Dahlmann, P. Beming, J. Knutsson, F. Ovesjö, M. Persson, and C. Roobol, "W-CDMA- The radio interface for future mobile multimedia communications," *IEEE Trans. Vehicular Technology*, vol. 47, no. 4, pp. 1105-1118, 1998.
- [3] O.K. Jensen, T.E. Kolding, C.R. Iversen, S. Laursen, R.V. Reynisson, J.H. Mikkelsen, E. Pedersen, M.B. Jenner, and T. Larsen, "RF receiver requirements for 3G W-CDMA mobile equipment," *Microwave Journal*, vol. 43, no.2, p. 22, Feb. 2000.
- [4] B. Razavi, "RF Microelectronics", Prentice-Hall, NJ, 1998.
- [5] "RF and Microwave Circuit Design for Wireless Communications," ed. L.E. Larson, Artech House, p. 43, 1997.
- [6] A. Pärssinen, J. Jussila, J. Ryyänen, L. Sumanen and K.A.I. Halonen, "A 2-GHz wide-band direct conversion receiver for WCDMA applications", *IEEE J. Solid-State Circuits*, 34, 12, p. 1893, 1999.
- [7] J. Ryyänen, K. Kivekäs, J. Jussila, A. Pärssinen, and K. Halonen, "Dual-band RF front-end for WCDMA and GSM applications", *Proc. IEEE Custom IC Conf.(CICC)*, p. 175, 2000.
- [8] K. Itoh, T. Katsura, H. Nagano, T. Yamaguchi, Y. Hamada, M. Shimozawa, N. Suematsu, R. Hayashi, W. Palmer and M. Goldfarb, "2GHz band even harmonic type direct conversion receiver with ABB-IC for W-CDMA mobile terminal", *IEEE MTT-S Digest*, p. 1957, 2000.
- [9] H. Pretl, W. Schelmbauer, L. Maurer, H. Westermayr, R. Weigel, B.-U. Kelpser, B. Adler, and J. Fenk, "A W-CDMA zero-IF front-end for UMTS in a 75GHz BiCMOS technology", *IEEE Dig. RFIC Symp.*, pp.9-12, May, 2001.