Abstract
Next-generation wireless communication will require improved transmitter technology for a variety of applications, from advanced handsets to improved base stations. The UCSD Center for Wireless Communications has embarked on an ambitious program to develop improved power amplifier devices, architectures, and circuits for next-generation wireless communications applications. This article summarizes some emerging power-amplifier technologies for future communication systems, including new linearization approaches, power management techniques, and new semiconductor devices.

Device and Circuit Approaches for Improved Wireless Communications Transmitters

Lawrence Larson, Peter Asbeck, Gary Hanington, Edward Chen, Arun Jayaraman, Robert Langridge, and Xuejun Zhang, University of California-San Diego

Wireless communications systems continue to explode in importance in both the commercial arena and the military domain. However, while data rates are increasing to accommodate video and data as well as voice traffic, there is a conflicting need to reduce power consumption and extend battery lifetime. New semiconductor device technologies and circuit architectures hold the promise of significantly mitigating this conflict. This article summarizes the results obtained from an ongoing research program at the University of California of San Diego Center for Wireless Communications to optimize the performance of power amplifier (PA) technology for wireless applications.

Power amplifiers have some of the most challenging requirements of all aspects of a wireless transceiver. They have to produce a high-power narrowband signal at the antenna port, while at the same time drawing as little dc power as possible (resulting in high power-added efficiency). Multiple signals, closely spaced in frequency, are passed through the amplifier, and the spectral regrowth and intermodulation that results from these multiple signals create severe limitations on the output power.

The next section will review typical PA requirements, with particular focus on the wireless handset. Base station applications will also be reviewed where appropriate.

Power Amplifier Requirements
The transmission of high-power radio frequency signals through the antenna port of a handset or base station is fundamentally limited by the distortion generated by the PA, and the dc power consumed by that amplifier. In most cases distortion can be reduced, but only at the expense of increased dc power dissipation. The distortion in the PA results in spectral regrowth of the output signal: an increase of the transmitted bandwidth and a corruption of the desired signal within the original bandwidth. This is illustrated schematically in Fig. 1. This spectral regrowth arises from the fact that any nonlinear operation on a waveform containing multiple frequencies creates new frequencies at sums of integral multiples of the original frequencies. Some of these new signals are at frequencies adjacent to the original signal, and can create significant corruption of the desired signals at these intermodulation frequencies.

Although PA distortion creates problems for all communications systems, it is especially detrimental to mobile wireless communications systems, where the wide variations in received power together with spectral regrowth can corrupt adjacent channels in a particularly extreme manner. This is due to the fact that received power, by either the base station or the handset, varies dramatically with both time and frequency due to the presence of multipath, shadowing, and other time-varying effects; received signal levels can vary by over 60 dB in the

Figure 1. Nonlinear operation of a transmitter power amplifier results in spectral growth of the original signal, corrupting adjacent channels.
millisecond time frame. As a result, the spectral regrowth of a large-amplitude channel can corrupt the desired signal in a small-amplitude adjacent frequency band, as shown in Fig. 2.

The amount of allowed spectral regrowth varies between wireless communications standards, and is a complex function of channel spacing, modulation format, and fading environment. As an example, the adjacent channel power rejection (ACPR) requirement — a measure of spectral regrowth — is shown in Fig. 3 for several wireless communication standards. For example, the United States domestic analog (AMPS) standard utilizes a frequency-division multiple access scheme, with a unique frequency allocated to each user during active periods. The spacing between the channels is 30 kHz, so the PA must have sufficiently small spectral regrowth that there is insignificant radiated power 30 kHz from the center of the transmitted channel, with a carrier frequency of approximately 850 MHz. In particular, the AMPS standard specifies that the spectral regrowth will be less than 26 dBc at a frequency only 20 kHz removed from the desired frequency. The PA must be very linear indeed!

At the same time, the IS-95 digital (CDMA) standard multiplexes many different users into a single 1.25 MHz wideband signal, but this signal must coexist with adjacent analog carriers as well as, potentially, other CDMA signals at differing carrier frequencies. In this case the linearity requirements can be more severe, as shown in Fig. 3b, because the wider bandwidth of the modulated signal will lead to wider bandwidth distortion products, although the minimum channel spacing remains nearly the same. In this case, the specifications require that the spectral regrowth be less than 42 dB below the carrier at frequencies between 900 kHz and 1.98 MHz away from the carrier, and less than 54 dB below the carrier at frequencies greater than 1.98 MHz from the carrier. In addition, there is an absolute power specification of less than -60 dBm in a 30 kHz bandwidth greater than 900 kHz from the carrier, or less than -55 dBm in a 1 MHz bandwidth at frequencies greater than 1.385 MHz away from the carrier. All of these specifications require a high degree of linearity in the transmitter PA.

At the same time that the PA must maintain a high degree of linearity, a conflicting goal is to obtain an order of magnitude reduction in energy consumption in wireless communication systems and, as a result, a dramatic drop in battery weight. While battery technology itself is advancing, the increase in battery energy density over time is much slower than that of typical digital or analog integrated circuit (IC) technology. Figure 4 shows the historical drop in dc power supply voltage in representative handheld commercial communication systems [1]. An important factor is the reduction in battery voltage, which has gone from 7 V to 3 V over the last five years. The lower battery voltage is conducive to lower power dissipation in the digital parts of the communication system. For the radio frequency portions, however, a lower power supply voltage often creates serious challenges in order to maintain the necessary power-added efficiency and linearity of the PAs. In fact, the most daunting challenge facing radio frequency technologists today is the dilemma of increasing power-added efficiency while maintaining amplifier linearity in the face of steadily dropping dc power supply voltages.

To achieve the objective of dramatically lower power dissipation in the communication systems, while at the same time maintaining linearity of the PA, a variety of areas must be addressed. Modulation techniques are required that employ the lowest possible amount of energy and bandwidth per bit, and can be implemented with efficient power-amplifier circuits (which tend to be nonlinear). Transistors with very low on-resistance are needed for efficient power handling with low battery voltage.
Devices that are inherently more linear are needed for both transmitter and receiver. We have developed a number of concepts to increase output PA efficiency, while maintaining adequate linearity.

High-Frequency Dc–Dc Converters for Active Power Management of Power Amplifiers

Power amplifiers need to function over a wide range of output power levels, as determined by the variable signal envelope associated with most modulation formats, together with fading statistics and varying mobile-to-base-station distances. This is especially true of CDMA systems, where handset powers are varied on a continuous basis to minimize the effects of the near–far problem [2]. For example, although the peak handset output power in an IS-95 CDMA handset is required to be over 300 mW, the radiated output power is often below 1 mW, and its time-average value is near 10 mW, as shown in Fig. 5 [3]. Power amplifier efficiency typically drops rapidly at the reduced power levels, leading to low overall average system efficiency. We have addressed strategies to improve PA efficiency, particularly at low power levels, which can dramatically improve overall system efficiency. To improve the situation, the dc current, dc voltage, or both can be varied as the output power changes. Fig. 6 schematically shows how the dc bias point of an amplifier can be varied as the power is reduced from its maximum (saturated) value to a much smaller value in response to lowered output power requirements.

The most straightforward way to vary the bias conditions is to alter the transistor dc drain (or collector) current. In class AB mode the current waveform is asymmetric, and the dc average current varies automatically with output power level. In the limit of class B operation, the dc bias varies according to the square root of output power, and the power efficiency varies as $P^{0.5}$ over a narrow range (albeit at some cost in linearity). Dynamic gate biasing (changing bias conditions as a function of input power by using an input signal envelope sensitive biasing network) can be used, and has been demonstrated in several recent PAs [4]. It is also possible to vary the dc drain or collector supply voltage in accordance with the output power level. The most desirable solution is to simultaneously vary dc bias current (through the gate or base voltage) and drain or collector supply voltage.

To enable changing the voltage supply with output power, we have implemented dc–dc converters of small size, in a technology (GaAs heterojunction bipolar transistor, HBT) which can be integrated monolithically with the PA itself. A schematic is shown in Fig. 7. The dc–dc converter employs a high switching frequency (10–20 MHz), which allows its output to be modulated rapidly to track the changing envelope of the output signal. Typical waveforms in cellular handsets have envelope variations in the 50 KHz–2 MHz range, according to different standards. The high switching rate of the converter also permits small inductors and capacitors to be used in the device, while minimizing ripple.

The converter uses a boost topology, providing an output voltage in the range 3–10 V for an input voltage of 3.3 V. The converter employs a power HBT, capable of handling up to 1A of current. The inductor, Si Schottky rectifier, and output capacitor are external elements. The circuit incorporates a pulse-width modulator in order to allow a dc input control voltage to regulate the output voltage. Efficiency of the converter is dependent on the output load conditions, and is typically in the range 65–75 percent.

With the dc–dc converter, the overall amplifier structure is that shown in Fig. 7. The input signal power is sensed with an envelope detector, which controls the value of $V_{dc}$ for the PA stage. The value of the $V_{dd}$ voltage was chosen to be somewhat larger than the amplitude of the RF signal swing at the drain of the device. Figure 8 shows the efficiency of the combined system as a function of output power. The value shown incorporates the inefficiency of the dc–dc converter as well as that of the amplifier. At the highest output power levels, the amplifier alone is more efficient, since there is no loss associated with the voltage converter. At lower power levels the sys-
Bandpass Delta-Sigma Power Amplifiers

An additional approach to high efficiency is to use a switching mode amplifier, in which the output transistor is either on or off; since it dissipates little power in either condition. A key issue is how to use such amplifiers to replicate the variable envelope signals of most wireless systems. Audio frequency class A amplifiers succeed in achieving this using pulse-width modulated binary input signals. While this approach cannot be used directly in the microwave region because of the high clock frequency involved, we have found that the output of bandpass delta-sigma modulators can be used [5]. The simulated amplifier efficiency is on the order of 70 percent for 850 MHz amplification using GaAs HBTs.

Outphasing Power Amplifier Design

The use of outphasing concepts for efficient linear PAs dates back to the 1930s for AM transmission [6], was revived in the 1970s under the rubric of LINC (linear amplification with nonlinear components) [7], and is shown schematically in Fig. 9. It has the theoretical advantage of producing extremely high efficiency and linearity using nonlinear—and hence very efficient—PAs, which are operated constant envelope and out-of-phase in such a manner that the sum of their outputs is the desired linear signal. However, the architecture itself is intrinsically sensitive to mismatches in the paths of the two amplifiers, both in-phase and amplitude. In addition, the output
power of the amplifiers that is not delivered to the antenna is dissipated in the summing part of the hybrid coupler, reducing the potential power-added efficiency [8].

However, some of this wasted power can be recycled back to the battery using a high-speed switching network, with a significant potential improvement in overall system power-added efficiency. The mismatch effects on the linearity of the system can be minimized using sophisticated (DSP) algorithms to pre-distort the signal to reduce the spectral regrowth that results from gain and phase mismatch effects. An example of the improvement that can be achieved in adjacent channel rejection is shown in Fig. 10. Like the bandpass
delta-sigma PAs, improvements to the LINC architecture may lead to the simultaneous realization of highly efficient linear PAs for handset and base station applications.

**Bipolar Transistors with Reduced Saturation Charge Storage**

GaAs-based HBTs provide significant advantages of high drive capability and high power density along with high frequency response. If they are operated in the saturation regime, however, such as in a switching mode amplifier, they suffer from charge storage, which dramatically slows their frequency response. We have shown that, with a suitable double heterojunction (DHB'T) device, having a wide bandgap collector as well as emitter, this saturation charge storage is suppressed. Figure 11 shows the reverse recovery characteristics of a conventional HBT and those of the new DHB'Ts, with sinusoidal excitation. The absence of the negative-going current pulse is an indication of higher transistor speed. GaInP DHB'Ts also have a lower "knee voltage" (Vcesat) than their single heterojunction counterparts. These characteristics make them very attractive for next-generation PAs. With the DHB'Ts, amplifier design has more freedom to use a very low Vce regime of transistor operation, including the switching mode. This facilitates implementation of class F, class D and class S amplifiers.

**Summary**

This article has covered a variety of advances, which individually or together promise to yield dramatic improvements in efficiency and linearity of PAs for RF and wireless applications.
Acknowledgments

This work was supported by the UCSD Center for Wireless Communications, its member companies, the ARO MURI Program Low-Power, Low-Noise Electronics Technologies for Mobile Wireless Communications under the direction of Dr. James Harvey, and UC MICRO grants from Rockwell International, Peregrine Semiconductor, National Semiconductor, and Hughes Electronics.

References


Biographies

LAWRENCE E. LARSON (S’82-M’82-SM’93) (larson@ece.ucsd.edu) received the B.S. degree in electrical engineering and the M.S.Eng. degree from Cornell University, Ithaca, NY, in 1979 and 1980, respectively, and the Ph.D. degree in electrical engineering from the University of California at Los Angeles, in 1996. In 1980, he joined the Hughes Research Laboratories, Malibu, CA, where he directed work on high-frequency inP, GaAs, and silicon integrated-circuit development for a variety of radar communications applications, as well as microelectromechanical-systems (MEMS)-based circuits for RF and microwave applications. He was also Assistant Program Manager of the Hughes/DARPA MIMIC Program from 1992 to 1994. From 1994 to 1996, he was with Hughes Network Systems, Germantown, MD, where he directed the development of RF integrated circuits for wireless communications applications. In 1996, he joined the faculty at the University of California at San Diego, where he is the inaugural holder of the Communications Industry Chair. He has published over 130 papers and holds 21 U.S. patents. Dr. Larson is a member of Sigma Xi andEta Kappa Nu. He was a co-recipient of the 1996 Lawrence A. Hyland Patent Award presented by Hughes Electronics for his work on low-noise millimeter-wave HEMTs.

PETER M. ASBECK (M’75) received the B.S. and Ph.D. degrees from the Department of Electrical Engineering, Massachusetts Institute of Technology, Cambridge, in 1969 and 1975, respectively. He was with Saranoff Research Center, Princeton, No., and Phillips Laboratory, Marietta, NY, where he worked in the areas of quantum electronics and GaAs/GaAs laser physics and applications. In 1978, he joined Rockwell International Science Center, Thousand Oaks, CA, where he worked in the development of high-speed devices and circuits based on III-V compounds and heterojunctions. He investigated the influence of GaAs substrates on the behavior of field-effect transistors. He participated in the effort to develop heterojunction bipolar transistors based on GaAlAs/GaAs and InAlAs/InGaAs materials systems, and has contributed in the areas of physics, fabrication, and circuit applications of these devices. In 1991, he joined the University of California at San Diego, La Jolla, as Professor in the Department of Electrical and Computer Engineering. His research interests include the development of high-speed heterojunction transistors and optoelectronic devices.

Gayle Hamilton (S’94) received the B.S. and M.S. degrees in electrical engineering and materials science from the State University of New York at Stony Brook, in 1974 and 1977, respectively, and is currently working toward the Ph.D. degree at the University of California at San Diego, where his work is focused on VHF dc-dc power converters and their applications. He is the founder and Chief Financial Officer of American High Voltage, El Cajon, CA. His interests include microwave circuits and miniature high-voltage power supplies for display applications.

PIN-FAN CHEN (S’93) received the B.S. degree in electrical engineering from the University of California, Los Angeles, in 1992 and the M.S. degree in electrical engineering from the University of California at San Diego, La Jolla, in 1993, where he is currently pursuing the Ph.D. degree. His present research interests include GaAs/InGaAs DHBT device physics, high-power added efficiency switching microwave power amplifiers, and CMOS RF power amplifiers. He has also designed resonant tunneling diode logic circuits.

ARUN JAYARAMAN was born in Madras, India in 1968. He received his Bachelors degree in Electronics and Communication Engineering from the Indian Institute of Technology, Madras in 1991. He received his M.S. and Ph.D. degrees in Electrical Engineering from the University of California, San Diego in 1993 and 1997, respectively. His Ph.D. thesis involved the design of RF bandpass delta-sigma ADCs using AlGaAs/GaAs heterojunction-bipolar transistors. From 1995 to 1996 he was employed at Pacific Communication Sciences, Inc, where he was responsible for the design of mixed-signal ASIC blocks including voice-band codecs and GSM filters. During 1997 to 1998 he has been employed at the Wireless Communications Division of Rockwell Semiconductor Systems designing RF front-end components including LNAs, mixers and frequency synthesizers. He is currently employed in the Digital Information Division of Comtex Systems Inc., engaged in the design of integrated frequency synthesizers for wideband applications.

ROBERT LANGBRIDGE (S’83-M’86-SM’99) was born in Cedar Rapids, IA, on December 4, 1963. He received the B.S. degree in electrical engineering from Iowa State University, Ames, in 1986, and his M.S. in electrical engineering from the University of California, San Diego, in 1993. From 1995-1997, he was with Glenayre Electronics Inc. Quincy, IL, where he was involved in the RF front-end design of high-dynamic-range low-noise receivers for 900-MHz two-way paging system. From 1993 to 1994, he was with Sciteq Electronics Inc., San Diego, CA, where he was involved with phase-locked loop (PLL) frequency synthesizers for various applications, which included the fractional-N techniques. From 1987 to 1993, he was with IFR Systems Inc, Wichita, KS, where he was involved with several RF and analog design projects related to communication service monitors and general-purpose spectrum analyzers, including an RF signal generator, various frequency synthesizer projects, and spectrum-analyzer IF design. From 1986-1987, he was with Roseing Military Airplane Company, Wichita, KS, where he was involved with digital and RF circuit design and analysis. He holds one patent. He is a member of Eta Kappa Nu.

XUEJUN ZHANG received a B.S. degree in physics from Peking University, China, in 1991 and an M.S. degree in physics from National University of Singapore in 1997. He is currently pursuing a Ph.D. degree in electrical engineering at the University of California at San Diego. His research interests include CMOS RF power amplifiers and power amplifier linearization techniques.