

Modified Derivative Superposition Method for Linearizing FET Low Noise Amplifiers

Vladimir Aparin[†] and Lawrence E. Larson[‡]

[†] QUALCOMM Inc., San Diego, CA 92121

[‡] University of California in San Diego, La Jolla, CA 92093

Abstract — The degrading effect of the circuit reactances on the maximum IIP₃ in the conventional derivative superposition (DS) method is explained using the Volterra series analysis. The effect of the subthreshold biasing of one of the FETs in the DS method on NF is also explained. A modified DS method is proposed to increase the maximum IIP₃ at RF. It was used in a 0.25μm Si CMOS LNA designed for cellular CDMA receivers. The LNA achieved +17.2dBm IIP₃ with 15.5dB gain, 1.6dB NF and 9mA@2.6V power consumption.

Index Terms — Amplifier noise, intermodulation distortion, MOSFET amplifiers, nonlinearities, Volterra series.

I. INTRODUCTION

The single-tone desensitization requirement for CDMA phones demands a very high LNA IIP₃ in combination with low NF, high gain and low current consumption. This design challenge requires the use of linearization techniques. In [1], feed-forward distortion cancellation was used to achieve a very high IIP₃ of a CMOS LNA. This technique has not been widely adopted because of its high sensitivity to mismatches between the main and auxiliary gain stages and errors in the input signal scaling. A FET can also be linearized by biasing at a gate-source voltage (V_{GS}) at which the 3rd-order derivative of its dc transfer characteristic is zero [2]. The resulting IIP₃ peaks in a very narrow range of V_{GS} making this technique very sensitive to bias variations. To reduce the IIP₃ sensitivity to the bias, the derivative superposition (DS) method was proposed in [3]. It uses two or more parallel FETs of different widths and gate biases to achieve a composite dc transfer characteristic with an extended V_{GS} range in which the 3rd-order derivative is close to zero. However, the IIP₃ improvement in this method is only modest at RF (3dB as reported in [4]). Reducing the source degeneration inductance and the drain load impedance at the 2nd-harmonic frequency of the composite input transistor allowed the authors of [5] to boost IIP₃ in the DS method by as much as 10dB. The main disadvantage of the DS method in general is that it results in a higher NF (by 0.6dB as reported in [5]). This NF increase is not predicted by simulations using BSIM3v3 models.

Here we explain the poor IIP₃ performance of the con-

ventional DS method at RF based on the Volterra series analysis. We also explain the higher NF resulting from the use of this method. We propose a modified DS method to achieve a very high IIP₃ at RF. A cellular CDMA 0.25μm CMOS LNA using this method is described. The measured data is presented to confirm the analytical results.

II. DC THEORY OF DS METHOD

Consider a common-source FET biased in saturation. Its small-signal output current can be expanded into the following power series in terms of the small-signal gate-source voltage v_{gs} around the bias point

$$i_d(v_{gs}) = g_1 v_{gs} + g_2 v_{gs}^2 + g_3 v_{gs}^3 + \dots \quad (1)$$

where g_1 is the small-signal transconductance and the higher-order coefficients (g_2 , g_3 etc.) define the strengths of the corresponding nonlinearities. Among these coefficients, g_3 is particularly important because it controls the 3rd-order intermodulation distortion (IMD₃) at low signal levels and, thus, determines IIP₃, which is given by

$$A_{IP3} = \sqrt{\frac{4}{3} \left| \frac{g_1}{g_3} \right|}. \quad (2)$$

The power series coefficients generally depend on the dc gate-source and drain-source voltages, V_{GS} and V_{DS} . However, the dependence on V_{DS} for a FET in saturation can be neglected. Then the coefficients of (1) can be found as

$$g_1 = \frac{\partial I_D}{\partial V_{GS}}, \quad g_2 = \frac{1}{2} \frac{\partial^2 I_D}{\partial V_{GS}^2}, \quad g_3 = \frac{1}{6} \frac{\partial^3 I_D}{\partial V_{GS}^3}. \quad (3)$$

The dependence of g_3 on V_{GS} is such that g_3 changes from positive to negative when V_{GS} transitions from the weak and moderate inversion regions to the strong inversion (SI) region [2]. If a positive g_3 with a certain $g_3(V_{GS})$ curvature of one FET is aligned with a negative g_3 with a similar but mirror-image curvature of another FET by offsetting their gate biases and the g_3 magnitudes are equalized through a relative FET scaling, the resulting composite g_3




Fig. 1. Derivative superposition method. (a) Composite FET. (b) 3rd-order power series coefficients. (c) Theoretical A_{1P3} at dc and IIP_3 at 880MHz.

will be close to zero and the theoretical A_{1P3} will be significantly improved in a wide range of the gate biases as shown in Fig. 1. This is only valid for very low frequencies at which the effect of circuit reactances is negligible.

III. RF THEORY OF DS METHOD

Consider a small-signal nonlinear equivalent circuit shown in Fig. 2 for a composite FET (M_A+M_B) in Fig. 1(a). Z_1 is the transformed output impedance of the signal generator and L is the source degeneration inductance. Here we made the following assumptions

1. The body effect is negligible i.e. $g_{mb} \approx 0$.
2. All capacitances are zero except for C_{gs} .
3. C_{gs} is bias independent i.e. linear. This assumption is only valid in the weak and strong inversion regions.
4. The FET gate and source series resistances and the dc resistance of the degeneration inductor are zero.
5. The FET output conductance is infinite i.e. there is no channel length modulation.




Fig. 2. Small-signal nonlinear equivalent circuit of a composite FET in Fig. 1(a).

6. The input signal is very weak such that the $i_d(v_{gs})$ nonlinearities of the order higher than three are negligible. This assumption is typical for LNAs because they operate far below their 1dB compression point. In this *weakly nonlinear* case with the neglected C_{gd} , IMD_3 would be generated entirely by the $g_3 v_{gs}^3$ component of the drain current if L was zero. The source degeneration inductance creates a feedback path for the drain current to v_{gs} . This feedback is particularly strong for high frequency spectral components of i_d . For example, the 2nd harmonics generated by $g_2 v_{gs}^2$ are fed back across the gate and source adding to the fundamental components of v_{gs} . These spectral components are then mixed in $g_2 v_{gs}^2$ to produce the responses at $2\omega_1 \pm \omega_2$ and $2\omega_2 \pm \omega_1$. Thus, the 2nd-order nonlinearity of i_d also contributes to IMD_3 .

Assuming that $\Delta\omega (= \omega_2 - \omega_1)$ is much smaller than ω_1 and ω_2 such that $j\Delta\omega L \approx 0$ and the signal generator is conjugately matched to the FET input at ω ($\omega \approx \omega_1 \approx \omega_2$), we can derive the following expression for IIP_3 :

$$IIP_3 = 4g_1^2\omega^2 LC_{gs}/(3|\varepsilon|) \quad (4)$$

where

$$\varepsilon = g_3 - \frac{2g_2^2/3}{g_1 + \frac{1}{j2\omega L} + j2\omega C_{gs} + Z_1(2\omega)\frac{C_{gs}}{L}} \quad (5)$$

As can be seen from (4) and (5), making g_3 zero does not result in an infinite IIP_3 as it does at low frequencies due to the second term in (5). This term represents the contribution of the 2nd-order nonlinearity to IMD_3 . As expected, this contribution depends on the degeneration inductance L . Fig. 1(c) shows IIP_3 calculated at 880MHz using (4) and (5) for the composite FET in Fig. 1(a) with an input matching circuit consisting of a series capacitor and shunt inductor. As can be seen, the source degeneration inductance significantly suppresses the high-frequency IIP_3 peaking at V_{GS} where g_3 is close to zero. In fact, for realistic values of L , which are limited by the downbond inductance ($\geq 0.5nH$), the conventional DS method provides no IIP_3 improvement at all.




Fig. 4. Measured 2-tone transfer characteristics.

VI. MEASURED RESULTS

The designed LNA was manufactured in a $0.25\mu\text{m}$ Si CMOS technology as part of a cellular CDMA zero-IF receiver and packaged in a QFN 32-pin package. Its measured power gain and NF are 15.5dB and 1.6dB respectively with the current consumption of 9mA from 2.6V excluding the bias circuit. The input and output return losses are lower than -11dB. The LNA IIP_3 was tested with two tones at 880MHz and 880.5MHz. The measured output powers of the fundamental and IMD_3 responses as functions of the input power per tone are plotted in Fig. 4. As can be seen, the $P_{\text{IMD}_3}(P_{\text{in}})$ curve rises with a slope steeper than 3:1 at the measured power levels, which means that the composite 3rd-order nonlinearity is negligible and IMD_3 is dominated by the 5th and higher odd-order nonlinearities. As a result, IIP_3 is a function of P_{in} . At $P_{\text{in}} = -30\text{dBm}$, $\text{IIP}_3 = +17.2\text{dBm}$. We also measured IIP_3 for different values of the master reference current with the ratio $I_{\text{RA}}/I_{\text{RB}}$ kept constant. Fig. 5 shows that the LNA maintains high IIP_3 in a wide range of the dc current through the composite FET. The achieved IIP_3 was verified to be insensitive to the input and output harmonic terminations.

We also manufactured an LNA with a single input FET. It achieved 16dB gain, +2dBm IIP_3 and 1.4dB NF with 9mA dc current. So, the proposed modified DS method boosted IIP_3 by about 15dB but degraded NF by 0.2dB due to the induced gate noise of the FET biased in WI. The NF degradation is a common drawback of all DS-based methods.

Table I compares the dynamic range figures of merit (FOM) defined as $\text{OIP}_3/[(\text{NoiseFactor}-1)\cdot P_{\text{dc}}]$ for this and other state-of-the-art FET LNAs. As can be seen, our LNA using the modified DS method has the highest FOM.

VII. CONCLUSIONS

We have shown that the conventional DS method does not provide a significant IIP_3 boost at RF due to the contribu-




Fig. 5. Measured IIP_3 at $P_{\text{in}} = -30\text{dBm}$ as a function of the combined dc current of the input FETs.

TABLE I
COMPARISON OF STATE-OF-THE-ART LINEAR FET LNAs

Work	Technology	Freq GHz	S21 dB	NF dB	IIP_3 dBm	P_{dc} mA@V	FOM
This work	$0.25\mu\text{m}$ Si CMOS	0.9	15.5	1.6	+17.2	9@2.6	179
[2]	$0.25\mu\text{m}$ Si CMOS	0.9	14.6	1.8	+10.5	2@2.7	117
Ock 2002	$0.6\mu\text{m}$ GaAs MESFET	0.9	17	1.6	+8.5	4.7@2.7	62.8
Youn 2003	$0.25\mu\text{m}$ Si CMOS	2.2	14.9	3	+16.1	9.4@2.5	53.8
[5]	$0.35\mu\text{m}$ Si CMOS	0.9	10	2.8	+15.6	7.8@2.7	19
[1]	$0.35\mu\text{m}$ Si CMOS	0.9	2.5	2.8	+18	15@3	3

tion of the 2nd-order nonlinearity to IMD_3 . In general, the vector of this contribution is not collinear with the vector of the 3rd-order contribution and, therefore, they can not cancel each other. To give these contributions opposite phases, we proposed a modified DS method that uses a tapped inductor for source degeneration of the composite FET. This method boosted IIP_3 of the designed LNA by 15dB.

REFERENCES

- [1] Y. Ding and R. Harjani, "A +18dBm IIP_3 LNA in $0.35\mu\text{m}$ CMOS," *IEEE ISSCC*, pp. 162-163, 2001.
- [2] V. Aparin, G. Brown, and L. E. Larson, "Linearization of CMOS LNAs via optimum gate biasing," *IEEE Int. Symp. on Circ. and Sys.*, Accepted for publication, May 2004.
- [3] D. R. Webster *et al.*, "Derivative superposition - a linearization technique for ultra broadband systems," *IEE Colloq. on Wideband Circ., Modeling & Tech.*, pp. 3/1-3/14, May 1996.
- [4] B. Kim, J.-S. Ko, and K. Lee, "A new linearization technique for MOSFET RF amplifier using multiple gated transistors," *IEEE Microwave & Guided Wave Lett.*, vol. 10, no. 9, pp. 371-373, Sept. 2000.
- [5] T. W. Kim, B. Kim, and K. Lee, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 223-229, Jan. 2004.
- [6] A. van der Ziel, *Noise in Solid State Devices and Circuits*, New York: Wiley, 1986.